ABSTRACT
INTRODUCTION
It is clear that simulation, at various levels, is an essential and commonly used method for verifying the design of digital systems. A simulation model is a program code which represents the functional behavior of an element and is written in a simulator's target language. Simulation models are created and added into a simulator library. The performance of a simulator highly depends on the number of models in the model library and the efficiency of the models. Since a simulator can only simulate systems constructed of the primitives in the model library, if there are not sufficient models, a large system may not be handled by the simulator. Also, if the model is written in an inefficient way, the speed of the simulator is slow.
Therefore, it is very important to find an effective way for developing a model library as well as for generating efficient models. Until recently, simulation models were developed through a knowledge intensive design process which is time consuming and error prone.
Additionally, it is not easy to predict the performance of functional elements. To generate simulation models effectively, the following must be considered. Firstly, the system must generate high performance ulodels since moclels affect the overall performanw of a simulator. Secondly, the system must verify generated models, since the correctness of the models means the accuracy of a simulator.
Thirdly, the syst,eln must generate models which can easily interface wit,h various simulators, with minimal modification.
Also, the system should generate concise models, in order to minimize the usage of memory. Finally, the generated models for sequential devices must have some mechanisms to allocate data for each instance of the element, including internal memory states.
Troth
Boolean Schematic Interactive user interface displays the existing models which can be used to construct new models, or to store the generated models and the corresponding model specification into the model library. By grouping similar models into the same claw., users can derive the characteristics and transformation rules and attach them onto this class. This knowledge will be used by the incomplete information handler and the input verifier to complete the missing part of the input specification and to perform the consistency check. The series of questions are shown in Figure 3 .
MODEL GENERATION UNIT
Using the information from the Preprocessing Unit, the Model Generation Unit (MGU) synthesizes models. From the synthesized models, it can generate 'C' models according to user's command.
Th( structure of the MGU is shown in Figure 4 .
The general simulation models can be classified into structural and behavioral models. ,4 structural An entity represents a part of a well-defined hardware design. An architecture specifies the relationship between the inputs and the outputg of a design entity, and a configuration specifies the binding of components to entities. With the information about input and output signal names, entity parts can be completed.
If the description is in the form of truth tables or Boolean equations, there are no primitives in the descriptions.
However, 2 input AND, 2 input OR, and NOT gates are used to complete an 'architecture' part of structural C models. If the description is in the form of schematics or HDLs, then the information about primitives used in the descriptions is used
for the structural models. The remainder of 'architecture' part is filled out using net list information, control flow information, and equation information which is synthesized using domain rules and given specifications.
According to the bit representations of a specific simulator, a signal modeler generates an enhanced is represented by bit pattern 010, the state D (for signal going-down) is represented by bit pattern 100, and the state E (for error or unknown value) is represented by bit patterns 001, 011, 101, or 111. However, the encoding for the given value is not unique and the users should be able to decide on their own selections. A C model based on the above bit assignments is shown in Figure 6 .
As an example, consider path delay fault sim- [f the user specifies the number of simulation patterns, then, according to the given number, the pattern set is generated.
Also, if the user provides a simulation pattern set, it can be used for simulation.
Then, according to the size of a described circuit, a random pattern set, or an exhaustive pattern set, may be generated by the pattern generator. Then, the simulation results are passed on to the comparator, After compariscm, if all results are the same, the model is said tc~be correct.
However, if any of results is not the same, an er- Since every simulator has its own way of using simulation models, the postprocessor should be capable of handling the variation. In order to do this, it requires various information about simulators, including; how to call an element routine, how to keep the state variables, etc. This information is stored in the Rule Base.
RESULTS
Using the AERO, many models were generated using ISCAS benchmark circuits (Brglez 1985) . The results of model generation are shown in Table 1 , including; circuit sizes, model generation times, number of simulation patterns, and simulation times.
The circuit size is the number of gates, being assumed that the circuit was flattened into a gate level, if it is not at the gate level, Although model generation time increases according to the circuit size, the automatic model generation time is acceptable because of its speed and accuracy.
For simulation purpose, 1024 random patterns were generated and used.
Simulation
was performed using the generated models to prove thier efficiency and accuracy. The 3 value parallel fault simulation results are shown in Also, the results show that the generated models are efficient ancl accurate. If users are careful when writing the specifications, the generated code can approximate to the efficiency of the code written by a human programmer.
Additionally, the generated models from the AERO can be used for various simulators.
CONCLUSION
The main purpose of this research was to find an easy, fast, and reliable way to generate simulation models and model libraries.
To solve this difficult problem, a simulation model generation system using domain specific automatic program ming techniques, is developed.
The AERO can be used to construct simulation model libraries when developing new simulators or when upgrading existing simulators. The results prove that the time required to generate functional models is reduced considerably.
In addition, since the designer needs not worry about the details of low level coding, the chance of errors in the design cycle can be significantly reduced. Therefore, this system could greatly reduce the cost of model generation for CAD systems and, consequently, could reduce the design cycle considerably.
